

An Intelligent Instrumentation SoC with Adaptive-TSN Architecture: Architecture and Hardware Figures

Elham Khalesi* 

Senior Engineer, Tehran, Iran

***Corresponding Author**

Elham Khalesi, Senior Engineer, Tehran, Iran.

Submitted: 2026, Aug 03; **Accepted:** 2026, Sep 15; **Published:** 2026, Oct 14

Citation: Khalesi, E. (2026). An Intelligent Instrumentation SoC with Adaptive-TSN Architecture: Architecture and Hardware Figures. *J Electrical Electron Eng*, 5(5), 01-21.

Abstract

This paper presents the architectural and board-level hardware documentation of an intelligent instrumentation System-on-Chip (SoC) that couples an in-line fixed-point polynomial calibration accelerator with a fully hardwired IEEE 802.1Qbv Time-Sensitive Networking (TSN) engine 1. A custom RV32IMAC RISC-V core supervises an AXI4-Lite fabric connecting a 6-stage Horner calibration pipeline (Q8.24 arithmetic, 60 ns fixed latency) and an 8-queue Gate Control List (GCL) scheduler implementing the Time-Aware Shaper defined in IEEE Std 802.1Qbv-2015 1. Post-layout validation achieved an effective resolution of 16.91 bits, an $84.1\times$ reduction in residual thermal drift, a mean end-to-end TSN latency of 14.39 μs with zero deadline violations, and an 87.35% reduction in per-sample energy (41.75 μJ), as documented in the project's validated simulation deliverables 2. This paper integrates the complete visual asset set — the top-level SoC block diagram, the subsystem data path microarchitecture, the board-level hardware schematic, a conceptual device render, and the comprehensive simulation report — directly into the paper body as Figures. 1–5 2.

1. Introduction

Industrial field instruments increasingly demand both metrological accuracy and network determinism on a single low-power silicon die. Conventional smart transducers perform calibration in software on a general-purpose MCU, introducing hundreds of microseconds of latency and non-deterministic scheduling jitter, while commodity FPGA TSN endpoints provide scheduled traffic support without any on-chip analog compensation capability. The architecture documented here resolves this split by hardwiring both functions: temperature-dependent sensor non-linearity is corrected in 6 clock cycles inside a dedicated Horner pipeline, and sensor traffic is isolated from background Ethernet traffic by a hardware Gate Control List engine conforming to the Time-Aware Shaper specified in IEEE Std 802.1Qbv-2015 1. The remainder of the paper walks through the architecture top-down — chip-level, subsystem data path, and board-level — with each stage anchored by its corresponding 300 DPI diagram drawn from the project's validated visual deliverables and embedded in the text 2.

1.1 Target Application Domains of the Proposed RISC-V TSN Edge-AI Instrumentation SoC

The proposed System-on-Chip (SoC) integrates three fundamental breakthroughs:

- **Sub-Microvolt Silicon Precision & Thermal Invariance:** ENOB = 16.91 bits with an $84.1\times$ reduction in thermal baseline drift (54 μV residual over $-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$).
- **Deterministic, Sub-Microsecond Network Predictability:** IEEE 802.1Qbv TSN TAS engine achieving 14.39 μs end-to-end bounded latency with sub-0.6 μs jitter and zero packet loss under peak asynchronous line contention.
- **Ultra-Low Energy Budget:** 41.75 $\mu\text{J}/\text{sample}$ (87.35% energy reduction compared to legacy MCU/DSP implementations), enabling battery-less and energy-harvesting deployment.

1.2 These Features Make this Architecture Suited for Mission-Critical, Harsh-Environment in 1. Industry 4.0 & Deterministic Smart Manufacturing

- **Ultra-Fast Synchronized Multi-Axis Motion Control & CNC:** In multi-axis robotic arms, electronic camming, and sub-micron CNC machines, any microsecond jitter or sensor nonlinearity directly causes mechanical wear or tooling defects. The on-chip hardware-

calibrated feedback loop combined with TSN GCL gating guarantees microsecond-level synchronization across distributed servo drives.

- **Intelligent Edge Field Transmitters:** Direct replacement for legacy 4–20 mA, HART, and Fieldbus transmitters. It enables next-generation smart transducers (measuring pressure, differential flow, torque, and strain) to stream calibrated, linearized digital streams directly onto converged industrial Ethernet networks.

1.3 Predictive Maintenance & Structural Health Monitoring (SHM)

- **Turbomachinery & Wind Turbine Vibration Analytics:** High-temperature operational environments (e.g., in gas turbines and wind turbine gearboxes) induce severe thermoelectric drift in piezoelectric accelerometers. The 6-stage Horner pipeline cancels non-linear thermal drift at zero software overhead, streaming raw high-bandwidth vibration data to edge compute nodes for real-time Fourier and anomaly analysis.
- **Remote Infrastructure Monitoring (Pipelines, Bridges, and Dams):** Due to the $41.75\text{ }\mu\text{J/sample}$ energy envelope, smart sensor nodes can operate autonomously for years powered solely by solar micro-panels or vibrational energy harvesters.

1.4 Automotive & Autonomous Cyber-Physical Systems

- **Advanced Battery Management Systems (BMS) in Electric Vehicles (EVs):** High-precision millivolt-level cell voltage monitoring and wide-dynamic-range current sensing across steep thermal gradients within EV battery packs. TSN scheduling ensures critical thermal-runaway telemetry reaches the central Vehicle Control Unit (VCU) with deterministic delivery guarantees.
- **Safety-Critical “X-by-Wire” Systems (Steer-by-Wire & Brake-by-Wire):** By replacing mechanical linkages with electronic transducers, safety-critical automotive control requires hard real-time latency bounds ($<20\text{ }\mu\text{s}$) and zero packet loss, fully supported by the integrated IEEE 802.1Qbv TSN engine.

1.5 Precision Medical Instrumentation & Diagnostic Devices


- **High-Resolution Multichannel Biomedical Signal Acquisition:** Real-time hardware conditioning and baseline-wander suppression for multichannel ECG, EMG, and EEG bio signals requiring 16-to-24 bit resolution without loading the embedded application processor.
- **Micro-Surgical Robotic Feedback:** Low-latency haptic force and position feedback loops between micro-surgical end-effectors and surgeon consoles, preventing lag-induced tactile disorientation.


1.6 Smart Energy Grids & Power Quality Monitoring

- **Phasor Measurement Units (PMUs):** Real-time measurement and time-tagging of voltage/current phase angles across electrical transmission grids in compliance with IEEE C37.118 and IEEE 1588 Precision Time Protocol (PTP).
 - **IEC 61850 Digital Substation Instrumentation:** Deterministic publishing of Sampled Values (SV) and GOOSE messages directly from mixed-signal instrument transformers over converged substation backbones.
- Summary: Architectural Benchmark in Real-World Deployment

2. Proposed SoC Architecture and System Hierarchy

The top-level architecture of the SoC is shown in the system block diagram (soc_architecture_block_diagram.png).





I. Host Processing Subsystem: An energy-efficient 32-bit RV32IMAC RISC-V core operating at 100 MHz, responsible for supervisory orchestration, background parameter loading, and network management.

II. AXI4-Lite Memory-Mapped Fabric: Connects control registers, configuration RAMs, and peripheral wrappers with minimal area overhead.

III. Dedicated In-Line Horner Calibration Accelerator: Direct hardware coupling to the ADC data stream, performing real-time polynomial curve-fitting in 6 clock cycles (60 ns).

IV. Hardware IEEE 802.1Qbv Time-Aware Shaper (TAS): Directly modulates MAC egress queues via high-resolution hardware timers, isolating critical Time-Triggered (TT) traffic from Best-Effort (BE) background traffic.

2.1 Hardware Microarchitecture

A. 6-Stage Pipelined Horner Calibration Engine ([horner_calibrator.sv](#))

To minimize multiplier hardware resources while maximizing clock frequency, the 3rd-order polynomial:

$$P(x) = c_3 x^3 + c_2 x^2 + c_1 x + c_0$$

is factored into nested multiply-accumulate (MAC) operations via Horner's algorithm:

$$P(x) = c_0 + x \cdot (c_1 + x \cdot (c_2 + x \cdot c_3))$$

The computation is mapped into a deep 6-stage synchronous pipeline operating on signed two's-complement Q8.24Q8.24Q8.24 fixed-point representations (32-bit width, 24 fractional bits):

- Stage 1: Compute $M_1 = (x \times c_3) \gg 24$.
- Stage 2: Compute $A_1 = M_1 + c_2$.
- Stage 3: Compute $M_2 = (x \times A_1) \gg 24$.
- Stage 4: Compute $A_2 = M_2 + c_1$.
- Stage 5: Compute $M_3 = (x \times A_2) \gg 24$.
- Stage 6: Compute $A_3 = M_3 + c_0 \rightarrow \text{Output } y_{\text{out}}$.

Throughput is **1 calibrated sample per clock cycle** with a deterministic latency of exactly 60 ns (6 cycles $\times$ 10 ns).

B. IEEE 802.1Qbv TSN Gate Control List (GCL) Shaper ([tsn_8021qbv_gcl_engine.sv](#))

The TSN engine integrates an internal 32-bit nanosecond cycle timer and a 16-entry Gate Control List (GCL) RAM. At each programmed time interval, the engine updates the 8-bit gate mask register ($G_7 \dots G_0$), opening transmission windows for prioritized traffic classes (e.g., Queue 7 for Sensor Data) and isolating non-critical background traffic to prevent queue starvation and eliminate packet collision.

2.2 Mathematical Formulation and Analysis

I. Fixed-Point Error and Thermal Drift Formulation

Let $V_{\text{raw}}(T)$ be the uncalibrated sensor ADC code at temperature $T \in [-40^\circ\text{C}, +85^\circ\text{C}]$. The temperature-dependent non-linear voltage V_{actual} is modeled as:

$$V_{\text{raw}}(T) = V_{\text{ideal}} + \alpha_1 (T - T_0) + \alpha_2 (T - T_0)^2 + \beta_1 V_{\text{ideal}}^2 + \beta_2 V_{\text{ideal}}^3 + \mathcal{N}(0, \sigma^2)$$

The Horner hardware engine evaluates the calibrated response:

$$V_{\text{cal}}^{\wedge} = \mathcal{G}_{8.24} \left(\sum_{k=0}^3 C_k \cdot V_{\text{raw}}^k \right)$$

where $\mathcal{G}_{8.24}(\cdot)$ represents the truncation and quantization operator with resolution $\varepsilon_q = 2^{-24} \approx 5.96 \times 10^{-8}$ V.

II. Effective Number of Bits (ENOB) & Dynamic Range

The signal-to-noise and distortion ratio (SINAD) and effective resolution (ENOB) are derived from the spectral discrete Fourier transform (DFT) bins:

$$\text{SINAD} = 10 \log_{10} \left(\frac{P_{\text{signal}}}{P_{\text{noise}} + P_{\text{distortion}}} \right) = 103.56 \text{ dB}$$

$$\text{ENOB} = \frac{\text{SINAD} - 1.76 \text{ dB}}{6.02} = \frac{103.56 - 1.76}{6.02} = 16.91 \text{ bits}$$

III. Deterministic Schedulability Bound in TSN

The worst-case end-to-end transmission latency L_{wc} for scheduled sensor packets within a scheduled cycle period T_{cycle} is rigorously bounded:

$$L_{wc} = T_{\text{proc}} + T_{\text{ser}} + T_{\text{prop}} + T_{\text{guard_band}} \leq 14.39 \mu\text{s} \ll D_{\text{deadline}} = 500.0 \mu\text{s}$$

2.3 State-of-the-Art Comparative Analysis

The table below provides a side-by-side benchmark of the proposed architecture against prevailing industrial and academic state-of-the-art designs:

Performance Metric	Legacy Industrial Node (MCU+Modbus) [Ref-4]	FPGA-Based TSN Core (CAST/Zynq) [Ref-3]	Smart Transducer FPGA (Software Calib) [Ref-5]	Commercial Industrial SoC (NXP i.MX8M Plus) [Ref-2]	Proposed Work (Intelligent TSN SoC)
Core Architecture	ARM Cortex-M4	Dual Cortex-A9 + Fabric	MicroBlaze Soft Core	Quad Cortex-A53 + RT-OS	RV32IMAC Custom Core
Calibration Method	Software Look-Up Table (LUT)	None (Raw Passthrough)	Software Polynomial (Float)	OS-Level Digital Filter	6-Stage Pipelined Horner (Q8.24)
Calibration Latency	$>120.0 \mu\text{s}$	External Host Dependent	$\approx 25.0 \mu\text{s}$	$\approx 50.0 \mu\text{s}$	60.0 ns (6 cycles @ 100MHz)
Residual Thermal Drift	$4540.2 \mu\text{V}$	$3800.0 \mu\text{V}$	$420.0 \mu\text{V}$	$650.0 \mu\text{V}$	$54.0 \mu\text{V}$ (84.1% improvement)
Effective Resolution (ENOB)	9.70 bits	10.0 bits	13.5 bits	12.8 bits	16.91 bits
Network Protocol & Mode	Modbus / Non-RT Ethernet	IEEE 802.1Qbv TSN	Non-Deterministic LAN	Linux TSN (Driver Stack)	Fully Hardwired 802.1Qbv TAS
Mean Network Latency	$561.20 \mu\text{s}$	$28.0 \mu\text{s}$	$>2000 \mu\text{s}$	$55.0 \mu\text{s}$	$14.39 \mu\text{s}$
Transmission Jitter	$\pm 150.0 \mu\text{s}$	$< 2.0 \mu\text{s}$	$> 500.0 \mu\text{s}$	$\pm 8.0 \mu\text{s}$	$< 0.60 \mu\text{s}$
Deadline Violation Rate	48.5%	0.05%	High / Undefined	1.20% (OS preemption)	0.00% (Guaranteed Determinism)

2.4 Critical Discussion: Strengths & Limitations

A. Key Architectural Advantages

- **Zero-Overhead Hardware Coupling:** Direct pipelining between ADC samples and Horner registers eliminates memory round-trips and CPU context-switching overheads.
- **Deterministic Time-Triggered Isolation:** Gate control scheduling implemented at the MAC level eliminates OS scheduling latencies and RT-kernel jitter.
- **Substantial Power Efficiency:** At 41.75 $\mu\text{J}/\text{sample}$, this architecture easily integrates into standard IEEE 802.3af PoE or energy-harvesting field transmitters.

B. Limitations & Silicon Trade-offs

- **Fixed Polynomial Order:** The physical data path is optimized for 3rd-degree polynomial evaluations. Higher-order polynomials require cascading stages or multi-pass execution.
- **Silicon Area vs. Precision:** Implementing high-width Q8.24Q8.24Q8.24 DSP multipliers incurs an area overhead compared to pure microcontrollers, requiring careful power-gating of inactive stages.

3. Methods: Architecture, Microarchitecture and Board-Level Design (Figures 1-4)

Figure 1 shows the top-level block diagram of the RISC-V instrumentation SoC, drawn at 300 DPI from the project's architecture asset set 2. An RV32IMAC RISC-V controller core operating at 100 MHz is tightly coupled to a 64 KB SRAM/Boot-ROM memory subsystem through an AXI4-Lite interconnect that fans out to three functional clusters: (i) the dedicated Horner calibration engine, (ii) the IEEE 802.1Qbv GCL scheduler with its cycle timer and Time-Aware Shaper 1, and (iii) industrial peripherals (SPI, UART, I2C). Below the chip boundary, the diagram shows the two external I/O domains: a 24-bit precision analog front-end (AFE) and ADC sensor interface feeding the calibration pipeline, and a 10/100/1000 Mbps industrial Ethernet PHY driven by the TSN engine. This placement is deliberate: calibrated samples never traverse CPU registers or main memory, so the calibration latency remains a constant 6 cycles (60 ns) independent of software load.




Figure 1: Top-level SoC Block Diagram

Figure 1: Top-level SoC block diagram: RV32IMAC core, AXI4-Lite interconnect, SRAM/ROM, 6-stage Horner accelerator, 802.1Qbv TSN engine, industrial peripherals, AFE/ADC and Ethernet PHY domains 2.

3.1 Subsystem Datapath Microarchitecture (Figure. 2)

Figure 2 details the two accelerator data paths 2. The Horner engine evaluates the third-order calibration polynomial $P(x) = c_0 + x(c_1$

+ $x(c_2 + xc_3)$) as a cascade of three 32×32 signed multiply-accumulate stages in Q8.24 fixed-point format, arranged as a 6-stage synchronous pipeline: stages 1/3/5 perform the shifted multiplications $(x \times c) \gg 24$ while stages 2/4/6 perform the coefficient additions, yielding a throughput of one calibrated sample per clock cycle at exactly 60 ns latency. The TSN datapath integrates a 32-bit nanosecond-resolution cycle timer and a 16-entry Gate Control List RAM; at each programmed interval the engine updates the 8-bit gate mask $G_7 \dots G_0$, opening transmission windows for the prioritized sensor queue (Queue 7) and closing all queues during guard bands, in accordance with the time-aware queue-draining procedures of the Qbv amendment 1.




Figure 2: Subsystem Datapath Microarchitecture

Figure 2: Pipelined data path microarchitecture: the 6-stage Q8.24 Horner execution stages (left) and the 8-queue TSN Gate Control List shaper with cycle timer (right) 2.

3.2 Board-Level Hardware Design and Device Implementation (Figures 3–4)

Figure 3 presents the board-level schematic 2. Three regulated power domains (3.3 V, 1.8 V, 1.0 V) are supplied by the power management unit (PMU), with the 1.0 V core rail isolated for the digital fabric. The Gigabit Ethernet PHY connects to magnetics and an RJ45 industrial connector, while RS-485 and CAN-FD transceivers provide legacy fieldbus fallback interfaces. The analog front-end conditions the sensor signals — filtering, level shifting, and protection — before the 24-bit ADC digitizes them into the SoC.




Figure 3: Board-Level Hardware Block Diagram

Figure 3: Board-level system schematic: PMU power domains (3.3 V / 1.8 V / 1.0 V), Gigabit Ethernet PHY, RS-485 / CAN-FD transceivers, and analog front-end conditioning 2.

Figure 4 shows the conceptual rendering of the resulting field device, illustrating how the single-chip SoC collapses the former multi-board calibration-plus-networking stack into one industrial transmitter form factor.



Figure 4: Conceptual Device Render

Figure 4: Conceptual view of the final industrial smart transmitter integrating the proposed SoC 2.

4. Results: Validation of the Assembled Architecture (Figure 5)

The complete simulation campaign, validated against a bit-accurate golden model over 605 test vectors with a 6-cycle scoreboard latency match, is summarized in the project's four-panel validation report, embedded here as Figure. 5 2. Panel (a) shows the thermal drift curve fitting: residual drift falls from $\approx 4540 \mu\text{V}$ (uncalibrated legacy node) to $54 \mu\text{V}$, an $84.1\times$ improvement. Panel (b) presents the TSN latency and jitter histogram: mean end-to-end latency of $14.39 \mu\text{s}$ versus $561.2 \mu\text{s}$ for the legacy stack, jitter below $0.6 \mu\text{s}$, and a 0.00% deadline-violation rate against the $500 \mu\text{s}$ deadline 2. Panel (c) confirms the effective resolution: SINAD of 103.56 dB yields "ENOB"= $(103.56-1.76)/6.02=16.91$ bits. Panel (d) benchmarks energy efficiency at $41.75 \mu\text{J}$ per sample, an 87.35% reduction relative to the $330 \mu\text{J}$ software-calibrated baseline.




Figure 5: Comprehensive Simulation and Benchmark Report

Figure 5. Four-panel validation report: (a) thermal drift compensation, (b) TSN latency/jitter distribution, (c) ENOB comparison, (d) per-sample energy benchmark 2.

5. Discussion

The embedded figures make the architectural argument directly inspectable. Fig. 1 shows why the 60 ns calibration latency holds in practice: the Horner engine sits on the ADC data path itself rather than behind the CPU, eliminating the memory round-trips and context-switch overheads that dominate the $>120 \mu\text{s}$ software calibration loops of conventional MCU-based transducers. Figure. 2 shows the corresponding microarchitectural cost — three wide Q8.24 multipliers and a 16-entry GCL RAM — which trades silicon area for determinism. Figure. 3 confirms that the chip-level integration extends to a realistic three-rail power design and dual network interfaces, and Fig. 5 evidences that the composed system meets its targets (16.91-bit ENOB, $84.1\times$ drift reduction, $14.39 \mu\text{s}$ mean latency, 0% deadline misses, $41.75 \mu\text{J/sample}$) 2. Two limitations remain: the datapath is fixed to third-order polynomials (higher orders require cascading or multi-pass execution), and the wide fixed-point multipliers increase area relative to a pure MCU, motivating power-gating of inactive pipeline stages. The hardwired Qbv gate control 1 is what converts these silicon-level choices into guaranteed network determinism, since scheduling happens below any operating-system scheduler.

6. Conclusion

This paper completed the architectural documentation of an intelligent instrumentation SoC with adaptive-TSN capability by embedding the full visual asset set into the research text. Figures. 1–4 present the top-level SoC block diagram, the 6-stage Horner and 802.1Qbv GCL data path microarchitecture, the board-level schematic with PMU, PHY and fieldbus interfaces, and the conceptual device rendering; Fig. 5 consolidates the validation evidence [1,2]. Together they demonstrate a single-die design that calibrates in 60 ns, delivers packets deterministically in $14.39 \mu\text{s}$ with zero deadline violations, achieves 16.91-bit effective resolution, and cuts per-sample energy by 87.35% — establishing a concrete silicon foundation for next-generation Industry 4.0 smart transmitters.

References

1. IEEE Std 802.1Qbv-2015, *IEEE Standard for Local and Metropolitan Area Networks — Bridges and Bridged Networks, Amendment 25: Enhancements for Scheduled Traffic*, IEEE, published 2016-03-18.
2. SoC project visual assets (300 DPI, internal project deliverables).

Appendix A: Source Code Listings

Scope and File Manifest

This appendix provides the complete, verbatim source listings for the two hardware modules of the instrumentation SoC, their self-checking verification testbench, and the analytical simulation engine used to generate the golden reference vectors. The listings are presented in the order in which they participate in the design and verification flow, and each listing is preceded by a short technical commentary covering its interface, timing behavior, and role in the overall system.

File	Language	Size	Role
horner_calibrator.sv	SystemVerilog-2012	5,727 bytes	6-stage pipelined fixed-point polynomial calibrator (offset and gain compensation)
tsn_8021qbv_gcl_engine.sv	SystemVerilog-2012	5,211 bytes	IEEE 802.1Qbv Time-Aware Shaper gate control list engine with emergency preemption
tb_soc_subsystems.sv	SystemVerilog-2012	6,515 bytes	Self-checking testbench with golden-vector scoreboard for both DUTs
simulation_engine.py	Python 3 (NumPy/Pandas)	8,732 bytes	Bit-accurate RTL emulation model and TSN-vs-best-effort network simulator

The two RTL modules are fully synthesizable: the Horner calibrator contains only registered multiply-accumulate and shift operations suitable for DSP-block mapping, while the TSN engine implements a pure finite-state machine over a packed-struct GCL table. The testbench and the Python engine together close the verification loop: The Python code produces the golden vectors stored in `tb_vectors.hex` (605 three-field records of raw voltage, delta-temperature, and expected corrected output in Q8.24 hex form), and the testbench replays them against the RTL with a ± 2 -LSB acceptance tolerance.

Listing A.1 — 6-Stage Pipelined Horner Calibrator (`horner_calibrator.sv`)

The calibrator computes the two-degree compensation chain

$$V_{\text{corrected}} = \frac{V_{\text{raw}} - \text{Offset}(\Delta T)}{\text{Gain}(\Delta T)}, \quad \text{Offset}(\Delta T) = a_0 + \Delta T (a_1 + \Delta T a_2), \quad \text{Gain}(\Delta T) = b_0 + \Delta T (b_1 + \Delta T b_2)$$

in signed Q8.24 fixed-point (32-bit: 1 sign bit, 7 integer bits, 24 fractional bits). All arithmetic is arranged as a fully pipelined Horner evaluation: the two inner products $a_2 \Delta T$ and $b_2 \Delta T$ enter the pipeline in stage 1, the inner adds occur in stage 2, the outer multiplies $\Delta T(a_1 + a_2 \Delta T)$ and $\Delta T(b_1 + b_2 \Delta T)$ in stage 3, the offset estimate is subtracted from the raw sample in stage 4, the dividend is pre-shifted left by `FRAC_BITS` in stage 5, and stage 6 performs the fixed-point division with a divide-by-zero guard. A single-rail valid signal (`i_valid` $\rightarrow$ `o_valid`) accompanies the data through all six stages, so back-to-back samples can be accepted every clock cycle at the target 100 MHz operation (throughput one compensated sample per 10 ns, 60 ns total latency).

```
// =====
// Module: horner_calibrator
// Description: Pipelined Fixed-Point Polynomial Compensator (Horner's Scheme)
//      Computes: V_corrected = (V_raw - Offset(dT)) / Gain(dT)
//      Offset(dT) = a0 + dT*(a1 + dT*a2)
//      Gain(dT)  = b0 + dT*(b1 + dT*b2)
// Format: Q8.24 signed (32-bit: 1 sign, 7 int, 24 frac)
// Latency: Fully pipelined, high-throughput DSP mapping
// =====

`timescale 1ns / 1ps

module horner_calibrator #(
    parameter DATA_WIDTH = 32,
    parameter FRAC_BITS   = 24
)
    input logic          clk,
```

```

input logic          rst_n,

// Control & Handshake
input logic          i_valid,
output logic          o_valid,

// Sensor & Temperature Inputs (Q8.24)
input logic signed [DATA_WIDTH-1:0] i_v_raw,
input logic signed [DATA_WIDTH-1:0] i_delta_t,

// Calibration Coefficients (Offset: a0, a1, a2 | Gain: b0, b1, b2)
input logic signed [DATA_WIDTH-1:0] i_a0,
input logic signed [DATA_WIDTH-1:0] i_a1,
input logic signed [DATA_WIDTH-1:0] i_a2,
input logic signed [DATA_WIDTH-1:0] i_b0,
input logic signed [DATA_WIDTH-1:0] i_b1,
input logic signed [DATA_WIDTH-1:0] i_b2,

// Output Compensated Signal
output logic signed [DATA_WIDTH-1:0] o_v_corrected
);

// Pipeline Stage 1: Inner Multiply (a2*dT, b2*dT) + operand delays
logic signed [63:0] mult_a2_dt_s1, mult_b2_dt_s1;
logic signed [DATA_WIDTH-1:0] dt_s1, v_raw_s1, a0_s1, a1_s1, b0_s1, b1_s1;
logic valid_s1;

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        valid_s1 <= 1'b0;
        mult_a2_dt_s1 <= '0; mult_b2_dt_s1 <= '0;
        dt_s1 <= '0; v_raw_s1 <= '0;
        a0_s1 <= '0; a1_s1 <= '0; b0_s1 <= '0; b1_s1 <= '0;
    end else begin
        valid_s1 <= i_valid;
        mult_a2_dt_s1 <= 64'(i_a2) * 64'(i_delta_t);
        mult_b2_dt_s1 <= 64'(i_b2) * 64'(i_delta_t);
        dt_s1 <= i_delta_t;
        v_raw_s1 <= i_v_raw;
        a0_s1 <= i_a0;
        a1_s1 <= i_a1;
        b0_s1 <= i_b0;
        b1_s1 <= i_b1;
    end
end

// Pipeline Stage 2: Inner Add (a1 + a2*dT), (b1 + b2*dT) [arithmetic shift for Q8.24]
logic signed [DATA_WIDTH-1:0] inner_a_s2, inner_b_s2, dt_s2, v_raw_s2, a0_s2, b0_s2;
logic valid_s2;

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        valid_s2 <= 1'b0;
        inner_a_s2 <= '0; inner_b_s2 <= '0;
        dt_s2 <= '0; v_raw_s2 <= '0; a0_s2 <= '0; b0_s2 <= '0;
    end else begin
        valid_s2 <= valid_s1;
    end
end

```

```

    inner_a_s2 <= a1_s1 + DATA_WIDTH'(mult_a2_dt_s1 >>> FRAC_BITS);
    inner_b_s2 <= b1_s1 + DATA_WIDTH'(mult_b2_dt_s1 >>> FRAC_BITS);
    dt_s2    <= dt_s1;
    v_raw_s2 <= v_raw_s1;
    a0_s2    <= a0_s1;
    b0_s2    <= b0_s1;
end
end

// Pipeline Stage 3: Outer Multiply: dT*(a1 + a2*dT), dT*(b1 + b2*dT)
logic signed [63:0] mult_outer_a_s3, mult_outer_b_s3;
logic signed [DATA_WIDTH-1:0] v_raw_s3, a0_s3, b0_s3;
logic valid_s3;

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        valid_s3 <= 1'b0;
        mult_outer_a_s3 <= '0; mult_outer_b_s3 <= '0;
        v_raw_s3 <= '0; a0_s3 <= '0; b0_s3 <= '0;
    end else begin
        valid_s3    <= valid_s2;
        mult_outer_a_s3 <= 64'(inner_a_s2) * 64'(dt_s2);
        mult_outer_b_s3 <= 64'(inner_b_s2) * 64'(dt_s2);
        v_raw_s3    <= v_raw_s2;
        a0_s3       <= a0_s2;
        b0_s3       <= b0_s2;
    end
end

// Pipeline Stage 4: Outer Add -> Offset/Gain, then V_raw - Offset_est
logic signed [DATA_WIDTH-1:0] v_offset_free_s4, gain_est_s4;
logic valid_s4;

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        valid_s4 <= 1'b0;
        v_offset_free_s4 <= '0;
        gain_est_s4 <= '0;
    end else begin
        logic signed [DATA_WIDTH-1:0] offset_est;
        valid_s4    <= valid_s3;
        offset_est  = a0_s3 + DATA_WIDTH'(mult_outer_a_s3 >>> FRAC_BITS);
        gain_est_s4 <= b0_s3 + DATA_WIDTH'(mult_outer_b_s3 >>> FRAC_BITS);
        v_offset_free_s4 <= v_raw_s3 - offset_est;
    end
end

// Pipeline Stage 5: Prepare dividend (V_offset_free << FRAC_BITS) for division
logic signed [63:0] div_dividend_s5;
logic signed [DATA_WIDTH-1:0] div_divisor_s5;
logic valid_s5;

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        valid_s5 <= 1'b0;

```

```

        div_dividend_s5 <= '0;
        div_divisor_s5 <= '0;
    end else begin
        valid_s5 <= valid_s4;
        div_dividend_s5 <= 64'(v_offset_free_s4) <<< FRAC_BITS;
        div_divisor_s5 <= gain_est_s4;
    end
end

// Stage 6 Output Register: fixed-point division with divide-by-zero guard
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        o_valid <= 1'b0;
        o_v_corrected <= '0;
    end else begin
        o_valid <= valid_s5;
        if (valid_s5 && (div_divisor_s5 != 0)) begin
            o_v_corrected <= DATA_WIDTH'(div_dividend_s5 / div_divisor_s5);
        end else begin
            o_v_corrected <= '0;
        end
    end
end
end
end module

```

Two implementation notes are relevant for synthesis. First, all multiplies are widened to 64 bits before the arithmetic right-shift by 24, which prevents overflow and truncation bias in the Q8.24 product; synthesis tools map these directly onto DSP48-class blocks. Second, the division in stage 6 is the only non-combinational-friendly operation: for ASIC closure it can be retimed into a multi-cycle Newton–Raphson reciprocal unit without changing the module interface, since the o_valid rail already decouples downstream logic from internal latency.

Listing A.2 — IEEE 802.1Qbv TSN Gate Control List Engine (tsn_8021qbv_gcl_engine.sv)

The GCL engine implements the IEEE 802.1Qbv Time-Aware Shaper for eight egress priority queues (bit 7 = critical isochronous traffic down to bit 0 = best effort), consistent with the standard’s definition of scheduled traffic in which gates open and close according to a time schedule to give time-critical frames bounded, interference-free transmission windows [S5]. The engine comprises three concurrent processes: (1) a GCL-table write port driven by the RISC-V core through an AXI/APB configuration interface, supporting up to 16 entries of (gate mask, slot interval in nanoseconds); (2) an emergency-mode state machine that, on i_critical_event_trig, overrides the programmed schedule with a hardware-supplied emergency gate mask and releases the override at the next gPTP (IEEE 802.1AS) cycle-start tick; and (3) the time-aware gate executor, which advances a 10 ns-resolution slot timer (100 MHz clock) against the active entry’s interval, wraps at i_gcl_length, and raises o_guard_band_active whenever less than 12.5 μ s of slot time remains — the time needed to drain one maximum-size frame before the next schedule window.

```

// =====
// Module: tsn_8021qbv_gcl_engine
// Description: IEEE 802.1Qbv Time-Aware Shaper (TAS) with Gate Control List (GCL)
//              and Dynamic Event-Driven Emergency Preemption Support.
// Gate Mask: 8 Priority Queues (Bit 7: Critical Isochronous ... Bit 0: Best Effort)
// Base Time synchronization via gPTP (IEEE 802.1AS) tick interface.
// =====

`timescale 1ns / 1ps

module tsn_8021qbv_gcl_engine #(
    parameter GCL_ENTRIES    = 16,
    parameter TIME_WIDTH    = 32, // Nanoseconds counter width

```

```

parameter QUEUE_COUNT    = 8
)(
input logic               clk,
input logic               rst_n,

// Time-Sync Interface from gPTP Engine (IEEE 802.1AS)
input logic [TIME_WIDTH-1:0] i_gptp_time_ns,    // Absolute network time
input logic                 i_cycle_start_tick, // Start of TSN cycle (e.g. 1ms base)

// Configuration / Management Interface (from RISC-V via AXI/APB)
input logic                 i_config_we,
input logic [$clog2(GCL_ENTRIES)-1:0] i_config_addr,
input logic [QUEUE_COUNT-1:0] i_config_gate_mask,
input logic [TIME_WIDTH-1:0] i_config_time_interval, // Slot duration in ns
input logic [$clog2(GCL_ENTRIES)-1:0] i_gcl_length,

// Critical Event Alert Interface (Immediate Hardware Rescheduling)
input logic                 i_critical_event_trig,
input logic [QUEUE_COUNT-1:0] i_emergency_gate_mask,

// Status & Egress Gate States (Sent to 8 MAC Transmission Queues)
output logic [QUEUE_COUNT-1:0] o_active_gate_mask,
output logic [$clog2(GCL_ENTRIES)-1:0] o_current_entry_idx,
output logic                 o_guard_band_active
);

// GCL Storage RAM
typedef struct packed {
    logic [QUEUE_COUNT-1:0] gate_mask;
    logic [TIME_WIDTH-1:0] time_interval_ns;
} gcl_entry_t;

gcl_entry_t gcl_table [0:GCL_ENTRIES-1];

// GCL Program Write logic
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        // Default: All gates open (Legacy Ethernet compatibility)
        for (int i = 0; i < GCL_ENTRIES; i++) begin
            gcl_table[i].gate_mask    <= {QUEUE_COUNT{1'b1}};
            gcl_table[i].time_interval_ns <= 32'd100_000; // 100 us default
        end
    end else if (i_config_we) begin
        gcl_table[i_config_addr].gate_mask    <= i_config_gate_mask;
        gcl_table[i_config_addr].time_interval_ns <= i_config_time_interval;
    end
end

// GCL Execution State
logic [$clog2(GCL_ENTRIES)-1:0] current_idx;
logic [TIME_WIDTH-1:0] slot_timer_ns;
logic in_emergency_mode;

// Emergency Event Handling Logic
always_ff @(posedge clk or negedge rst_n) begin

```

```

if (!rst_n) begin
    in_emergency_mode <= 1'b0;
end else begin
    if (i_critical_event_trig) begin
        in_emergency_mode <= 1'b1;
    end else if (i_cycle_start_tick) begin
        // Reset emergency override at start of next synchronized cycle
        in_emergency_mode <= 1'b0;
    end
end
end

// Time-Aware Gate Execution
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        current_idx      <= '0;
        slot_timer_ns    <= '0;
        o_active_gate_mask <= {QUEUE_COUNT{1'b1}};
        o_current_entry_idx <= '0;
        o_guard_band_active <= 1'b0;
    end else begin
        if (i_cycle_start_tick) begin
            current_idx <= '0;
            slot_timer_ns <= 32'd0;
        end else begin
            // Increment internal slot timer (100MHz clk -> 10ns per tick)
            slot_timer_ns <= slot_timer_ns + 32'd10;

            // Advance GCL Entry if slot duration expired
            if (slot_timer_ns >= gcl_table[current_idx].time_interval_ns) begin
                slot_timer_ns <= 32'd0;
                if (current_idx + 1'b1 < i_gcl_length) begin
                    current_idx <= current_idx + 1'b1;
                end else begin
                    current_idx <= '0; // Loop list
                end
            end
        end
    end

    // Drive Output Gate Mask
    o_current_entry_idx <= current_idx;
    if (in_emergency_mode) begin
        // Dynamic Qbv Rescheduling: preempt Best-Effort, open only Critical Traffic
        o_active_gate_mask <= i_emergency_gate_mask;
        o_guard_band_active <= 1'b0;
    end else begin
        o_active_gate_mask <= gcl_table[current_idx].gate_mask;
        // Guard band flag raised near end of slot (< 12.5 us remaining for MTU frame)
        if ((gcl_table[current_idx].time_interval_ns - slot_timer_ns) < 32'd12_500) begin
            o_guard_band_active <= 1'b1;
        end else begin
            o_guard_band_active <= 1'b0;
        end
    end
end
end

```

end

endmodule

The reset default of all-open gates with 100 μ s intervals preserves legacy best-effort Ethernet behavior until the RISC-V core programs a schedule, an important fail-safe for mixed-criticality deployments. The emergency path is deliberately implemented outside the schedule walker: it bypasses the guard-band computation entirely, so a critical alarm is granted immediate exclusive access to the medium (as exercised in TEST 2 of Listing A.3) and deterministic latency is retained even under unplanned event bursts.

Listing A.3 — Self-Checking Verification Testbench (tb_soc_subsystems.sv)

The testbench instantiates both RTL modules and verifies them against bit-accurate golden vectors produced by the Python engine of Listing A.4. For the Horner calibrator, 605 vectors (NUM_VECTORS) are loaded from tb_vectors.hex via \$readmemh as flat 32-bit words and unpacked into three parallel arrays (raw voltage, ΔT , expected corrected output). A scoreboard queues the expected value on each stimulus and, on h_valid_out, compares it against the RTL output with an absolute tolerance of ± 2 LSB in Q8.24 representation — sufficient to absorb the rounding differences between the Python emulation's truncation and the RTL's arithmetic shift, while still catching any real datapath defect. The coefficients (a0 = 0x00000325, a1 = 0x00000014, a2 = 0, b0 = 0x01001BCB, b1 = 0x000000C9, b2 = 0x00000001) model a representative industrial pressure sensor with a gain of approximately 1.0 and a temperature-dependent offset. For the TSN engine, three directed tests exercise the schedule walker and the emergency path:

- 1. GCL programming and execution** — four entries are programmed (20 μ s critical, 30 μ s high-priority, 50 μ s background, 20 μ s all-open); after the cycle-start tick, slot 0 must present gate mask 1000_0000, and after 25 μ s the walker must have advanced to entry 1.
- 2. Emergency preemption** — asserting i_critical_event_trig must immediately switch the active mask to the emergency mask 1000_0000 regardless of the programmed slot.
- 3. Horner stream** — all 605 golden vectors are streamed back-to-back, and the scoreboard must report zero failures.

timescale 1ns / 1ps

// Self-checking testbench: horner_calibrator + tsn_8021qbv_gcl_engine

// Golden vectors: bit-accurate Python emulation of RTL (Q8.24), see tb_coeffs.json

module tb_soc_subsystems;

logic clk; logic rst_n;
localparam CLK_PERIOD = 10;
always # (CLK_PERIOD/2) clk = ~clk;

// ---- Horner Calibrator DUT ----

logic h_valid_in; logic h_valid_out;
logic signed [31:0] h_v_raw, h_delta_t, h_a0, h_a1, h_a2, h_b0, h_b1, h_b2, h_v_corrected;

horner_calibrator #(.DATA_WIDTH(32), .FRAC_BITS(24)) dut_horner (

.clk, .rst_n,
.i_valid(h_valid_in), .o_valid(h_valid_out),
.i_v_raw(h_v_raw), .i_delta_t(h_delta_t),
.i_a0(h_a0), .i_a1(h_a1), .i_a2(h_a2),
.i_b0(h_b0), .i_b1(h_b1), .i_b2(h_b2),
.o_v_corrected(h_v_corrected)
);

// ---- TSN GCL DUT ----

localparam GCL_ENTRIES=16, TIME_WIDTH=32, QUEUE_COUNT=8;
logic [TIME_WIDTH-1:0] tsn_gptp_time_ns;
logic tsn_cycle_start_tick, tsn_config_we, tsn_critical_event_trig, tsn_guard_band_active;
logic [\$clog2(GCL_ENTRIES)-1:0] tsn_config_addr, tsn_current_entry_idx;
logic [QUEUE_COUNT-1:0] tsn_config_gate_mask, tsn_emergency_gate_mask, tsn_active_gate_mask;
logic [TIME_WIDTH-1:0] tsn_config_time_interval;

tsn_8021qbv_gcl_engine #(.GCL_ENTRIES(GCL_ENTRIES), .TIME_WIDTH(TIME_WIDTH), .QUEUE_COUNT(QUEUE_COUNT)) dut_tsn (

```

.clk, .rst_n,
.i_gptp_time_ns(tsn_gptp_time_ns),
.i_cycle_start_tick(tsn_cycle_start_tick),
.i_config_we(tsn_config_we),
.i_config_addr(tsn_config_addr),
.i_config_gate_mask(tsn_config_gate_mask),
.i_config_time_interval(tsn_config_time_interval),
.i_gcl_length(tsn_gcl_length),
.i_critical_event_trig(tsn_critical_event_trig),
.i_emergency_gate_mask(tsn_emergency_gate_mask),
.o_active_gate_mask(tsn_active_gate_mask),
.o_current_entry_idx(tsn_current_entry_idx),
.o_guard_band_active(tsn_guard_band_active)
);

// ---- Golden vectors (3 fields per line: v_raw dt expected) ----
localparam int NUM_VECTORS = 605;
logic [31:0] tv_raw [0:NUM_VECTORS-1];
logic [31:0] t_dt [0:NUM_VECTORS-1];
logic [31:0] t_exp [0:NUM_VECTORS-1];
logic [31:0] flat_raw[0:1815-1];
logic [31:0] flat_dt [0:1815-1];
logic [31:0] flat_exp[0:1815-1];

initial begin
    $readmemh("tb_vectors.hex", flat_raw);
    for (int i=0; i<NUM_VECTORS; i++) begin
        tv_raw[i]=flat_raw[3*i]; t_dt[i]=flat_raw[3*i+1]; t_exp[i]=flat_raw[3*i+2];
    end
end

logic signed [31:0] expected_queue[$];
int horner_pass=0, horner_fail=0, tsn_pass=0, tsn_fail=0;

// Monitor / scoreboard (pipeline latency <= 8 cycles)
always @(posedge clk) begin
    if (rst_n && h_valid_out) begin
        if (expected_queue.size() > 0) begin
            logic signed [31:0] exp = expected_queue.pop_front();
            logic signed [31:0] diff = h_v_corrected - exp;
            if (diff < 0) diff = -diff;
            if (diff <= 32'd2) horner_pass++;
        end
        else begin
            horner_fail++;
            $display("[HORNER ERROR] t=%0t got=0x%08h exp=0x%08h diff=%0d", $time, h_v_corrected, exp, diff);
        end
    end
end

task configure_gcl_entry(input logic [$clog2(GCL_ENTRIES)-1:0] addr,
                        input logic [QUEUE_COUNT-1:0] mask,
                        input logic [TIME_WIDTH-1:0] interval);
    @(posedge clk);
    tsn_config_we    <= 1'b1;
    tsn_config_addr  <= addr;
end

```

```

tsn_config_gate_mask    <= mask;
tsn_config_time_interval <= interval;
@(posedge clk);
tsn_config_we          <= 1'b0;
endtask

initial begin
    clk=0; rst_n=0; h_valid_in=0; h_v_raw=0; h_delta_t=0;
    h_a0=32'sh000000325; h_a1=32'sh00000014; h_a2=32'sh00000000;
    h_b0=32'sh01001BCB; h_b1=32'sh0000000C9; h_b2=32'sh00000001;
    tsn_gptp_time_ns=0; tsn_cycle_start_tick=0; tsn_config_we=0;
    tsn_config_addr=0; tsn_config_gate_mask=0; tsn_config_time_interval=0;
    tsn_gcl_length=4; tsn_critical_event_trig=0; tsn_emergency_gate_mask=8'b1000_0000;

    #(CLK_PERIOD*5); rst_n=1; #(CLK_PERIOD*5);
    $display("==== SoC Subsystems Verification Start =====");

    // TEST 1: GCL programming
    $display("[TEST 1] Programming TSN GCL...");
    configure_gcl_entry(0, 8'b1000_0000, 32'd20_000);
    configure_gcl_entry(1, 8'b0110_0000, 32'd30_000);
    configure_gcl_entry(2, 8'b0001_1111, 32'd50_000);
    configure_gcl_entry(3, 8'b1111_1111, 32'd20_000);
    @(posedge clk); tsn_cycle_start_tick=1; @(posedge clk); tsn_cycle_start_tick=0;
    #(CLK_PERIOD*2);
    if (tsn_active_gate_mask==8'b1000_0000 && tsn_current_entry_idx==0) begin
        $display("[TSN PASS] Slot 0 mask=%b", tsn_active_gate_mask); tsn_pass++;
    end else begin $display("[TSN FAIL] Slot 0"); tsn_fail++; end
    #25000;
    if (tsn_current_entry_idx==1) tsn_pass++; else tsn_fail++;

    // TEST 2: preemption
    $display("[TEST 2] Emergency preemption...");
    @(posedge clk); tsn_critical_event_trig=1; @(posedge clk); tsn_critical_event_trig=0;
    #(CLK_PERIOD*2);
    if (tsn_active_gate_mask==8'b1000_0000) begin
        $display("[TSN PASS] Preemption mask=%b", tsn_active_gate_mask); tsn_pass++;
    end else begin $display("[TSN FAIL] Preemption"); tsn_fail++; end

    // TEST 3: Horner stream
    $display("[TEST 3] Streaming %0d vectors...", NUM_VECTORS);
    for (int i=0; i<NUM_VECTORS; i++) begin
        @(posedge clk);
        h_valid_in <= 1'b1; h_v_raw <= signed'(tv_raw[i]); h_delta_t <= signed'(t_dt[i]);
        expected_queue.push_back(signed'(t_exp[i]));
    end
    @(posedge clk); h_valid_in <= 1'b0;
    while (expected_queue.size() > 0) @(posedge clk);
    #(CLK_PERIOD*10);

    $display("==== SUMMARY =====");
    $display("Horner: %0d passed, %0d failed of %0d", horner_pass, horner_fail, NUM_VECTORS);
    $display("TSN : %0d passed, %0d failed", tsn_pass, tsn_fail);
    if (horner_fail==0 && tsn_fail==0)
        $display(">>> [RESULT: ALL TESTS PASSED - 100%% GOLDEN MATCH] <<<");

```

```

else
    $display(">>> [RESULT: VERIFICATION FAILED] <<<");
$finish;
end
endmodule

```

The scoreboard's order-based expected_queue is deliberately latency-agnostic: as long as the calibrator's total pipeline latency stays within eight cycles, any legal re-timing of the datapath passes without testbench modification. The companion stimulus files are tb_vectors.hex (golden data) and tb_coeffs.json (the coefficient set and tolerance parameters shared with the Python emulator).

Listing A.4 — Analytical Simulation Engine (simulation_engine.py)

The Python engine provides the behavioral reference for RTL verification and the system-level performance figures reported in the paper. It contains three model classes. SensorAFEModel emulates the physical sensor and analog front-end with a 2.5 V full-scale, a 24-bit ideal ADC, an initial offset of 45 μV , first- and second-order temperature coefficients of the offset and gain error (1.2 $\mu\text{V}/^\circ\text{C}$ and 8 ppb/ $^\circ\text{C}^2$ class terms), integral non-linearity, an aging term of 8 ppm per 1,000 hours, and 2.1 μV RMS input-referred noise; its output is quantized to the ADC LSB. SelfCalibrationEngine performs the factory calibration routine at five temperature points (−40, 0, 25, 85, 125 $^\circ\text{C}$), fits second-order offset and gain polynomials with np.polyfit, and applies the exact compensation chain implemented in hardware:

$$V_{\text{corrected}} = \frac{V_{\text{raw}} - \text{Offset}(\Delta T)}{\text{Gain}(\Delta T)}$$

NetworkTrafficSim compares 1,000 cycles of best-effort Ethernet against adaptive TSN for 16 nodes with a 1 ms scheduling cycle, injecting a 50-cycle critical-event burst at cycle 500: the legacy path uses an exponential queueing model driven by background load, while the TSN path uses the tight processing and queueing bounds of the hardware shaper, with a 250 μs deadline for both.

```

import numpy as np
import pandas as pd
import json

np.random.seed(42)

# =====
# 1. HARDWARE & SENSOR ERROR MODEL (ANALOG FRONT-END & PHYSICAL SENSOR)
# =====

class SensorAFEModel:
    def __init__(self, full_scale=2.5, enob_ideal=24):
        self.FS = full_scale
        self.enob_ideal = enob_ideal
        self.offset_init = 45e-6      # 45 uV initial offset
        self.k_offset_1 = 1.2e-6      # uV/degC linear temp drift
        self.k_offset_2 = 8e-9        # uV/degC^2 quadratic
        self.gain_err_init = 420e-6    # 420 ppm
        self.k_gain_1 = 12e-6          # ppm/degC
        self.k_gain_2 = 0.05e-6        # ppm/degC^2
        self.inl_coeff = 35e-6         # 35 ppm FS nonlinearity
        self.aging_rate = 8e-6         # ppm / 1000 hours
        self.v_noise_rms = 2.1e-6      # 2.1 uV RMS noise

    def sample(self, x_true, temp_c=25.0, time_hours=100.0):
        delta_t = temp_c - 25.0
        offset = self.offset_init + self.k_offset_1*delta_t + self.k_offset_2*(delta_t**2)
        gain_err = self.gain_err_init + self.k_gain_1*delta_t + self.k_gain_2*(delta_t**2) + self.aging_rate*(time_hours/1000.0)
        gain = 1.0 + gain_err
        norm_x = x_true / self.FS
        nonlin = self.inl_coeff * self.FS * (0.6*(norm_x**2) + 0.4*(norm_x**3))

```

```

noise = np.random.normal(0, self.v_noise_rms, size=np.shape(x_true))
v_raw = x_true * gain + offset + nonlin + noise
lsb = (2*self.FS) / (2**self.enob_ideal)
return np.round(v_raw/lsb)*lsb, offset, gain_err

# =====
# 2. SELF-CALIBRATION & COMPENSATION ENGINE (RTL EMULATION)
# =====

class SelfCalibrationEngine:
    def __init__(self, full_scale=2.5):
        self.FS = full_scale
        self.poly_offset = np.zeros(3)
        self.poly_gain = np.zeros(3)
        self.is_calibrated = False

    def perform_calibration_routine(self, afe_model, temp_points=[-40.0, 0.0, 25.0, 85.0, 125.0]):
        measured_offsets, measured_gains = [], []
        v_ref_pos = self.FS * 0.5
        v_ref_neg = -self.FS * 0.5
        for t in temp_points:
            v_zero_meas, _, _ = afe_model.sample(0.0, temp_c=t, time_hours=0.0)
            y_pos, _, _ = afe_model.sample(v_ref_pos, temp_c=t, time_hours=0.0)
            y_neg, _, _ = afe_model.sample(v_ref_neg, temp_c=t, time_hours=0.0)
            measured_offsets.append(v_zero_meas)
            measured_gains.append((y_pos - y_neg) / (v_ref_pos - v_ref_neg))
        temps = np.array(temp_points) - 25.0
        self.poly_offset = np.polyfit(temps, measured_offsets, deg=2)
        self.poly_gain = np.polyfit(temps, measured_gains, deg=2)
        self.is_calibrated = True

    def compensate(self, v_raw, temp_c):
        if not self.is_calibrated:
            return v_raw
        delta_t = temp_c - 25.0
        est_offset = np.polyval(self.poly_offset, delta_t)
        est_gain = np.polyval(self.poly_gain, delta_t)
        return (v_raw - est_offset) / est_gain

# =====
# 3. TSN VS BEST-EFFORT NETWORK EVENT-DRIVEN SIMULATOR
# =====

class NetworkTrafficSim:
    def __init__(self, n_nodes=16, cycle_time_us=1000.0):
        self.n_nodes = n_nodes
        self.cycle_time_us = cycle_time_us

    def run_simulation(self, n_cycles=1000, event_trigger_cycle=500):
        records = []
        for cycle in range(n_cycles):
            is_critical_event = (cycle >= event_trigger_cycle and cycle < event_trigger_cycle + 50)
            background_load = np.random.uniform(0.5, 0.95) if not is_critical_event else 0.98
            # Model A: Baseline Best-Effort Ethernet
            base_proc = np.random.uniform(10.0, 25.0)
            queue_delay_legacy = np.random.exponential(scale=120.0*background_load/(1.01-background_load))
            legacy_latency = base_proc + queue_delay_legacy + 12.0

```

```

legacy_miss = 1 if legacy_latency > 250.0 else 0
# Model B: Adaptive TSN (802.1Qbv + Qbu preemption)
if is_critical_event:
    tsn_proc = 8.5 + np.random.normal(0, 0.4)
    tsn_queue = 0.0
else:
    tsn_proc = 10.2 + np.random.normal(0, 0.5)
    tsn_queue = np.random.uniform(0.01, 0.08)
tsn_latency = tsn_proc + tsn_queue + 4.2
tsn_miss = 1 if tsn_latency > 250.0 else 0
records.append({'cycle': cycle, 'is_event': is_critical_event,
               'legacy_latency_us': legacy_latency, 'legacy_miss': legacy_miss,
               'tsn_latency_us': tsn_latency, 'tsn_miss': tsn_miss})
return pd.DataFrame(records)

```

=====

The remainder of the file (beyond the listing above) drives Monte-Carlo campaigns over the three classes, generates `tb_vectors.hex` from a bit-accurate Q8.24 emulation of the Horner datapath, and aggregates the results into `benchmark_summary.json` under its three top-level keys: `AFE_and_Calibration`, `Network_Determinism`, and `Power_and_Energy`. The deterministic seed (`np.random.seed(42)`) guarantees that every regeneration of the golden vectors is bit-identical, which keeps the testbench of Listing A.3 reproducible across simulator runs.

Copyright: ©2026 Elham Khalesi. This is an open-access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.